HP 13255

ROM (EA) MODULE

Manual Part No. 13255-91150

REVISED

APR-07-78

DATA TERMINAL TECHNICAL INFORMATION





HP 13255

ROM (EA) MODULE

Manual Part No. 13255-91150

REVISED

APR-07-78

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains probrietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The ROM (FA) Module contains space for up to 12K of ROM for storing the operating system firmware.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the ROM (EA) Module is contained in tables 1.0 through 5.0.

Table 1.0 Physical Parameters

| | | ======================================= | ======================================= |
|---|---|---|---|
| l Part | 1 | I Size (L x W x D) | Weight |
| 1 Number | Nomenclature | +/-0.100 Inches | (Pounds) |
| ======================================= | | ====================================== | ======= |
| 1 | 1 | f | 1 1 |
| 1 | 1 | i | 1 |
| 1 (| 1 | 1 | 1 |
| 1 02640-60150 | POM (EA) PCA | 1 12.5 x 4.0 x 0.5 | 1 0.44 1 |
| 1 | | 1 | 1 |
| 1 | ! | 1 | 1 |
| 1 | | 1 | 1 |
| 1 | 1 | 1 | 1 |
| • | | 1 | 1 |
| 1 | | l . | 1 |
| 1 | | 1 | t. t |
| | | | ======== |
| Į . | | • • | Į. |
| 1 | Number of Backplane Slots Re | quired: 1 | |
| 1 | | | 1 |
| ======================================= | :====================================== | | |

Table 2.0 Reliability and Environmental Information

| 1 | Environmental Restrictions: | | | | | |) <u>n</u> t1 | rer: | | | |
|---|-----------------------------|---------|-----|----|-------|---------|---------------|------|-------|---|-------------------------------|
| 1 | | Failure | Pat | e: | 1.169 | (percen | t per | 1000 | hours |) | |

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

| +5 Volt Supply +12 Volt Supply | -12 Volt Supply -42 Volt Supply |
|----------------------------------|-----------------------------------|
| 1 @ 200 mA 0 mA | 1 @ 150 mA @ mA |
| I (With 6 ROMs | (With 6 ROMs |
| I loaded) NOT APPLICABLE | l loaded) NOT APPLICABLE |
| | |
| 1 115 volts ac | l 220 volts ac l |
| а д | е д |
| NOT APPLICABIE | NOT APPLICABLE |
| | |
| Clock Frequency: | 4.915 MHz +/=0.1% |
| | |

Table 4.0 Jumper Definitions

| ! PCA ! ! Designation ! | | Function | | | | | | |
|----------------------------|--|--|--|--|--|--|--|--|
| | | Tn | Out | | | | | |
| START ADDR | 1 16K 1 32K 1 | If all START ADDRESS Jumpers are IN, then START ADDR=0 Add 0 to START ADDR Add 0 to START ADDR | Add 16K to START ADDR Add 32K to START ADDR I | | | | | |
| ROM ENABI,E ROM | 0-2 2-4 4-6 4-6 6-8 8-10 10-12 1-1 | 0- 2K ROM Fnabled 2- 4K ROM Fnabled 4- 6K ROM Fnabled 6- 8K ROM Fnabled 8-10K ROM Fnabled 10-12K ROM Enabled | 0- 2K ROM Disabled 2- 4K POM Disabled 4- 6K ROM Disabled 6- 8K ROM Disabled 8-10K ROM Disabled 10-12K ROM Disabled | | | | | |

5.0 Connector Information

| 5.0 Connector Information | | | | | | |
|--|-----------------|---|--|--|--|--|
| Connector | l Signal I | Signal | | | | |
| I and Pin No. | | Description | | | | |
| I and Pin No. | lessessessesses | Describition | | | | |
| P1. Pin 1 | +5V | +5 Volt Power Supply | | | | |
| PI, PIN I | 1 7 34 1 | to the voit bower pubbits | | | | |
| -2 | GND | Ground Common Return (Power and Signal) | | | | |
| -3 | SYS CLK | 4.915 MHz System Clock | | | | |
| -4 | -12V | -12 Volt Power Supply | | | | |
| -5 | adoro | Negative True, Address Bit 0 | | | | |
| -6 | ADDR1 | Negative True, Address Bit 1 | | | | |
| -7 | ADDR? | Negative True, Address Bit 2 | | | | |
| - R | adūr3 | Negative True, Address Bit 3 | | | | |
| -9 | ADDR4 | Negative True, Address Bit 4 | | | | |
| -10 | ADDR5 | Negative True, Address Bit 5 | | | | |
| -11 | <u>adņr</u> | Negative True, Address Bit 6 | | | | |
| -12 | ador7 | Negative True, Address Bit 7 | | | | |
| -13 | ADDR8 | Negative True, Address Bit 8 | | | | |
| -14 | ŅDŪR9 | Negative True, Address Bit 9 | | | | |
| -15 | ADDR10 | Negative True, Address Bit 10 | | | | |
| -16 | ADDR11 | Negative True, Address Bit 11 | | | | |
| 1 -17 | ADDR12 | Negative True, Address Bit 12 | | | | |
| 1 -18 | ADDR13 | Negative True, Address Rit 13 | | | | |
| 1 - 19 | ADDR14 | Negative True, Address Bit 14 | | | | |
| -20 | ADDR15 | Negative True, Address Bit 15 | | | | |
| -21 | I/O | Negative True, Input Output/Memory | | | | |
| ! -22 =================================== | GND | Ground Common Return (Power and Signal) | | | | |

Table 5.0 Connector Information (Cont'd.)

| | Table 5.0 | Connector Information (Contin.) |
|--|------------------|---|
| Connector | l Signal | Signal |
| I and Pin No. | l Sidnai Name | Description |
| laterate and a latera | i — vanc | Description |
| I P1, Pin A | GND | Ground Common Return (Power and Signal) |
| -B | ' - | } } |
| -C | : | 1) Not used |
| 1 -n | |) } |
| i -F | <u> </u> | Negative True, Data Rus Rit 0 |
| i -F | BUŞ1 | Negative True, Data Rus Rit ! |
| ! –н | PUS2 | Negative True, Data Rus Bit 2 |
| ! –.T | Pus3 | Negative True, Data Bus Rit 3 |
| -K | BUS4 | ! Negative True, Data Bus Bit 4 |
| ₹ - ፲ | l 80\$5 I | Negative True, Data Bus Pit 5 |
| ! _M | l <u>B</u> UŞ6 | Negative True, Data Bus Pit 6 |
| - N | | Negative True, Data Bus Bit 7 |
| -P | NPITE | Negative True, Write/Read Type Cycle |
| 1 -P | | Mot used |
| -5 | TTAW | Negative True, Wait Control Line |
| -Т | PRTOP TN | Rus Controller Priority Tn |
| 1 | I PRTOR ÖUT I | Bus Controller Priority Out |
| -V | | |
| -W | | <pre>I} Not used I} II</pre> |
| - x | REO | i' i |
| 1 | , rev | Negative True, Request (Bus Data Currently Valid) |
| -2 | | Not used |

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), timing diagram (figure 3), component location diagram (figure 4), and parts list (02640-60150) located in the appendix.

The ROM (FA) Module has the capacity of storing from 0 to 12K bytes of firmware. As shown on the block diagram, the ROM (FA) Module consists of a ROM block, start decoder, ROM selector and jumpers, timing logic, and an output buffer.

- 3.1 ROM. The ROM block can contain up to six chips (FA 4900 or equivalent) with each chip containing 2K bytes. Any combination of chips can be inserted.
- 3.2 START DECODER. The start decoder applies a SELECT ENABLE (M410, Pin 3) to the POM Selector and Enable Jumpers. This signal is determined by the configuration of the START ADDR Jumpers and address bits ADDR14 and ADDR15.
- ROM SELECTOR AND ENABLE JUMPERS. The ROM selector decodes ADDR11,

 ADDR12, and ADDP13 into six select signals if the SELECT ENABLE, T/O,

 and WRITE signals are high. In order to propagate the select signals to the ROM chips, the proper ROM ENABLE Jumper must be plugged in.
- TIMING LOGIC. If any 2K of ROM is selected and the proper ROM FNABLE Jumper is inserted, then the CLOCK ENABLE (US8, Pin 8) signal is generated and the timing logic is enabled. This results in WAIT and READ ADDR signals being generated and a byte from ROM is read. The

signals RFO, I/O, WRITE and ADDR11 through ADDR15 generate the CLOCK ENARLE signal that enables the 931,1059 counter (U48). The counter advances to the states labeled in the timing diagram in figure 3 on the clock edges indicated by arrows. When REO is asserted, RFAD ADDR and WAIT go low. State 2 of the counter and the positive half of SYS CLK terminate the READ ADDR signal. On the sixth clock, the counter is preset to state 8 and WAIT is terminated. By that time ROM data byte (BUSO through BUS7) is valid. When REO is dropped, CLOCK ENABLE is terminated and the output buffer is disabled.

- 3.5 OUTPUT RUFFER. The ouput buffer enables a ROM byte on the bus when the CLOCK ENABLE signal is generated.
- 4.0 ROM ORDERING INFORMATION.
- 4.1 VENDOR. The ROM used is Electronic Arrays' EA4900. It is a 16,384 bit static read-only-memory chin organized as 2,048 words, 8 bits per word.
- 4.2 SPECIFICATION. Refer to Flectronic Arrays' EA 4900 specification sheet.
- DATA CAPD FORMATTING. Flectronic Arrays' requires that the ROM data be supplied on a deck of standard 80-column computer cards. Each card is to be nunched as follows: Note that for the EA4900, a 3-digit octal number is used for representing the 8 ROM outputs for each byte.

| Card Column No. | Card Contents | | | | |
|--------------------|---|--|--|--|--|
| EA 4900 | | | | | |
| 1 - 4 | Punch a 4-digit octal number representing the input address for the first of the 16 output words appearing on this card. (This is the initial address.) | | | | |
| 5-7 | Punch a 3-digit octal number representing the outputs for the initial input address. | | | | |
| R=10 | Punch a 3-digit octal number representing the outputs for the initial input address +1. | | | | |
| 11-13 | Punch a 3-digit octal number representing the outputs for the initial input address +2. | | | | |
| - | - | | | | |
| - | • | | | | |
| - | - | | | | |
| 50-52 | Punch a 3-digit octal number representing the outputs for the initial input address +15. | | | | |
| 69-80 | The unique number assigned to this POM pattern by EA must be punched in this field enclosed by blank spaces. This number can be obtained by contacting your local EA salesman, representative, or the marketing department at the factory directly. | | | | |

Each card, therefore carries (in octal) the initial input address for the 16 output words contained on that card, the 16 output words themselves (in octal) and the unique ROM number. The cards must be provided for all possible sequential address locations (in blocks of 16). A 2048 word ROM, therefore, requires 128 cards, with all 16 output words defined on each card.

4.4 ROM PULL-UPS. The ROM has programmable input resistors. To provide minimum high level input voltage (3.5V) at least one ROM chip must be programmed with internal pull-ups.

With regard to the sinking capability of the address driver (74%SO4) only four ROM chips can have the internal input resistors.





Figure 1 ROM (EA) Module Block Diagram APR-07-78 13255-91150







Figure 3 ROM (FA) Module Timing Diagram APR-07-78 13255-91150



Replaceable Parts

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--------------------------------------|---|-----------------------|--------------|--|---|---|
| | 02640-60150 | 1 | 1 | ASSEMBLY, CONTROL, STORE | 28480 | 02640-60150 |
| C1 C2 C3 C4 C5 | 0180-0393 0180-1746 0150-0121 0150-0121 0150-0121 | 6 5 5 5 | 1 1 16 | CAPACITOR=FXD 39UF+=10% 10VDC TA CAPACITOR=FXD 15UF+=10% 20VDC TA CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER | 56289 56289 28480 28480 28480 | 150D396X901082 150D156X902082 0150=0121 0150=0121 0150=0121 |
| C6 C7 C8 C9 C10 | 0150-0121 0150-0121 0150-0121 0150-0121 0150-0121 | 5 5 5 5 | | CAPACITOR=FXD .1UF +80-20% 50VDC CER CAPACITOR=FXD .1UF +80-20% 50VDC CER CAPACITOR=FXD .1UF +80-20% 50VDC CER CAPACITOR=FXD .1UF +80-20% 50VDC CER CAPACITOR=FXD .1UF +80-20% 50VDC CER | 28480 28480 28480 28480 28480 | 0150-0121 0150-0121 0150-0121 0150-0121 0150-0121 |
| C11 C12 C13 C14 C15 | 0150-0121 0150-0121 0150-0121 0150-0121 0150-0121 | 5 5 5 5 | | CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER | 28480 28480 28480 28480 28480 | 0150-0121 0150-0121 0150-0121 0150-0121 0150-0121 |
| C16 C17 C18 C19 C20 | 0150-0121 0150-0121 0150-0121 0150-0121 0160-2055 | 5 5 9 9 | 5 | CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER | 28480 28480 28480 28480 28480 | 0150-0121 0150-0121 0150-0121 0160-2055 0160-2055 |
| C53 C51 | 0160=2055 0160=2055 0160=2055 | 9 9 | | CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER | 28480 28480 28480 | 0160-2055 0160-2055 0160-2055 |
| R1 R2 R3 | 1810-0055 1810-0125 1810-0125 | 5 0 0 | 1 2 | NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG | 28480 28480 28480 | 1810=0055 1810=0125 1810=0125 |
| U29 U39 U42 U43 U44 | 1820-1216 1820-1199 1820-1209 1820-1209 1820-1209 | 3 1 4 4 | 1 3 2 | IC DCDR TTL LS 3-TO-8-LINE 3-INP IC INV TTL LS MEX 1-INP IC 8FR TTL LS NAND GUAD 2-INP IC 8FR TTL LS NAND GUAD 2-INP IC 1NV TTL LS MEX 1-INP | 01295 01295 01295 01295 01295 | 3N74L3136N SN74L304N SN74L836N SN74L336N SN74L330N |
| U45 U47 U48 U49 U58 | 1820=1199 1820=1197 1820=0069 1820=1197 1820=0681 | 1 9 8 9 4 | 3 1 1 | IC INV TTL LS MEX 1-INP IC GATE TTL LS NAND QUAD 2-INP IC CNTR TTL L BCD SYNCHRO POS-EDGE-TRIG IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP | 01295 01295 07263 01295 01295 | SN74LS04N SN74LS00N 93L10PC SN74LS00N SN74S00N |
| U59 U310 U410 | 1820-1197 1820-1207 1820-1215 | 5 6 | 1 1 | IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL LS NAND 8-INP IC GATE TTL LS EXCL-OR QUAD 2-INP | 01295 01295 01295 | SN74L300N SN74L330N SN74L3136N |
| w1 | 8159-0005 8159-0005 | ô | 5 | WIRE 22AWG W PVC 1X22 80C WIRE 22AWG W PVC 1X22 80C | 28480 28480 | 8159-0005 8159-0005 |
| XU21 XU22 XU23 XU24 XU25 | 1200-0541 1200-0541 1200-0541 1200-0541 1200-0541 | 1 1 1 1 1 | 8 | SOCKET-IC 24-CONT DIP DIP-SLDR | 28480 28480 28480 28480 28480 | 1200-0541 1200-0541 1200-0541 1200-0541 1200-0541 |
| XU26 XU27 XU28 | 1200-0541 1200-0541 1200-0541 | 1 1 1 | ! | SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR MISCELLANEOUS PARTS | 28480 28480 28480 | 1200-0541 1200-0541 1200-0541 |
| | 0360-0124 1200-0482 1258-0124 | 3 9 7 | 1 1 6 | CONNECTOR-SGL CONT PIN. 04-IN-BSC-SZ RND SOCKET-IC 10-CONT DIP-SLDR PIN-PROGRAMING DUMPER .30 CONTACT | 28480 28480 91506 | 0360=0124 1200=0482 8136=475G1 |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |